In [1] , the frequency inaccuracy due to temperature alone was over 2%, while in several recent efforts, including [2] and [3] , similar results were obtained. In [3] , a 7-MHz compensated ring oscillator was reported to achieve 2.6% total frequency inaccuracy over PVT without frequency trimming. Monolithic temperature-compensated relaxation oscillators have been explored in [4] and [5] , where the reported total frequency inaccuracy was in excess of 2% over voltage and temperature. None of these approaches have achieved sufficient frequency accuracy to become a viable frequency source for most applications. Further, the short-term frequency stability, specifically phase noise and jitter, has not been explored in most of this prior work.
In contrast, XTALs possess an intrinsically high quality ( ) factor that exhibits an inverse-square relationship with phase noise [6] . Further, XTALs achieve a very low-frequency temperature coefficient if cut at the appropriate lattice angle (e.g., AT). Typical for an AT-cut XTAL is below ppm over a range of 125 C. For these reasons, XTAL oscillators (XOs) have served as frequency references in electronic platforms since as early as 1919 [7] . In particular, bulk acoustic wave (BAW) XTALs have become the de facto frequency source. However, it is difficult to reliably manufacture fundamental-mode BAW XTALs above approximately 50 MHz. Thus, single-frequency XOs from approximately 1 to 50 MHz typically serve as the reference frequency source for channel-rate and multiclock-domain phase-locked loops (PLLs) where synthesized frequencies span a bandwidth from the low megahertz to over 1 GHz. This is particularly common for data interface protocols such as USB, S-ATA, and 10/100/1000 Ethernet (IEEE 802.3), where the reference clock rates are commonly 12, 40, and 25 MHz, respectively, while the channel rates are 480 MHz for HS-USB [8] , 3 GHz for S-ATA Gen. 2 [9] , and up to 1 Gbps for Ethernet [10] .
The limitations of XTALs have spawned exploration into the development of MEMS technology for frequency synthesis. In 1967, the resonant gate transistor was presented as a micromachined integrated frequency source [11] . Since then, and particularly recently, there has been a plethora of academic reports on silicon MEMS microresonators for frequency synthesis, including [12] [13] [14] [15] [16] [17] [18] [19] . Further, nanoscale resonators are now being explored such as those in [20] . However, several challenges have been encountered in the development of these microresonator oscillators (MROs), including high motional impedance [13] , limited power handling [14] , large [15] , and frequency variation across the wafer. Recent work has aimed to overcome these challenges, including the temperature compensation work in [15] , and many challenges have been addressed or contained.
Consequently, literature associated with the successful commercialization of MROs has appeared recently from industry, including, for example, [21] [22] [23] [24] .
The work presented herein has been motivated by the same objectives as the former. Further, in this work, it is noted that many applications have frequency accuracy requirements that are not as tight as ppm. For example, data interface protocols, such as HS-USB, S-ATA, and 10/100/1000 Ethernet, require the reference frequency source to maintain an accuracy of 500 [8] , 350 [9] and 100 ppm, respectively [10] . Next, and referring to the historical literature, this work has been inspired in part by the work in [25] , where techniques to develop precise and environmentally stable vacuum tube oscillators were reported in 1964. However, in contrast to [25] , an opportunity to reinvestigate the viability of self-referenced solid-state oscillators has emerged recently with the advent of RF CMOS in the 1990s and the related availability of high-inductors and devices with low flicker noise [26] . Furthermore, this work is differentiated by the application of the principles in [25] to integrated oscillators (LCOs). Considering these motivations collectively, the authors have reported recently on frequency-trimmed and temperature-compensated solid-state LCOs as self-reference frequency sources in [27] [28] [29] [30] [31] [32] . It was shown in [27] that RF LCOs could serve as low-jitter self-referenced frequency sources by exploiting the effects of frequency division from RF to typical fundamentalmode BAW XTAL frequencies (i.e., 1-50 MHz, as described previously). Further, the low far-from-carrier (FFC) phase noise intrinsic to LCOs enables low period jitter. In [27] , it was shown that such an approach enables solid-state frequency sources to be realized with period jitter as low as XOs despite the substantial difference in -factor between and XTAL resonators. In [28] , a discrete self-referenced LCO frequency source was reported by the authors where the total untrimmed frequency inaccuracy over PVT was less than %, including % variation in the power supply and over 70 C. Subsequent work focused on achieving higher frequency accuracy. In [29] , an embedded, self-referenced, trimmed, and compensated LCO was demonstrated in an HS-USB PHY where 400-ppm frequency accuracy was achieved over PVT including % variation in the power supply and over 95 C. In [30] , a discrete LCO frequency source was demonstrated where sub-100-ppm frequency inaccuracy was achieved over PVT. In [31] , the performance of the device in [30] was compared with both XOs and MROs. The LCO-referenced frequency source was shown to achieve over six times lower period jitter than commercial MROs while maintaining frequency accuracy comparable to both MROs and XOs.
This study reports the details of the discrete LCO-referenced solid-state frequency source presented in [32] . In contrast to the work in [27] [28] [29] [30] [31] [32] , a detailed discussion of the mechanisms which give rise to frequency drift in integrated LCOs is presented where useful relationships are derived and/or bounded. Design objectives for developing accurate self-referenced solidstate oscillators are presented by employing these relationships. Furthermore, this work is delineated from that in [29] . First, the frequency-trimming and temperature-compensation resolution in this work marks a 20-fold advance over that in [29] . Second, the net achieved in this work is less than one half of that in [29] . Third, the complete measurement results for the frequency-trimming and temperature-compensation analog circuitry are presented, where several challenges are uncovered. Fourth, preliminary data from other environmental influences on frequency are presented including load-and moisture-induced frequency drift as well as aging. Finally, measurements from frequency-trimmed and temperature-compensated devices are compared directly with a 25-MHz commercial-off-the-shelf (COTS) XO.
II. LCO BACKGROUND AND THEORY

A. Temperature-and Bias-Induced Frequency Drift
The natural resonant frequency of an tank is given by , where is the net tank inductance and is the net tank capacitance. Referring to Fig. 1 , both the coil and the capacitor exhibit finite losses, denoted by and , respectively. Considering these losses, the oscillation frequency is given by the zero-phase solution to the network
The actual resonant frequency depends on the sustaining transconductance amplifier which is required to overcome the loss in the tank. The transconductance amplifier injects a current with high harmonic content into the network. The capacitor absorbs the majority of this sustaining current because the inductor current cannot change instantaneously. Consequently, there exists an imbalance in the work done in the capacitor and the inductor. This harmonic work imbalance (HWI) is reconciled by depressing the oscillation frequency.
The closed-form solution for the frequency including the effects of HWI has been determined via a method of reactive power balance of harmonics [25] and is given by (2) where , where is the th Fourier coefficient of and represents the net fractional frequency deflection due to HWI. The term can be bounded. Consider the limiting case where the transconductor delivers as a square wave and is given by
for all odd where is the period of the oscillation. By substitution, for all odd (and 0 otherwise), thus (4) where is the asymptotic bound of frequency deflection due to HWI. From (4), as . Consequently, high-oscillators are much less sensitive to HWI than lower oscillators, such as LCOs.
The natural frequency and (1) and (2) are the only expressions that govern the noise-free oscillation frequency. It has been shown that colored noise in oscillators can induce a frequency perturbation in [33] , but mitigation of these effects is considered only within the generalized notion of low-noise analog circuit design. Thus, frequency drift can originate only through modulation of one or more of the following: 1) net tank inductance, , or capacitance, ; 2) net loss in the net tank inductance or capacitance, or , respectively; 3) harmonic content of . The net tank inductance is determined nearly exclusively by the coil. Furthermore, it has been shown that integrated inductors exhibit a low temperature coefficient (TC) [34] . Thus, the net tank inductance varies little unless the field lines are modulated by a change in magnetic permeability or an eddy current is induced in a conductive material in close proximity to the coil. The net tank capacitance is largely determined by the designed capacitance, but a substantial portion originates from the transconductor and fringing capacitance from interconnect. Integrated thin-film capacitors exhibit relatively low TCs, of the order of 50 ppm/ C [35] . However, in CMOS, the transconductor presents an inversion-mode MOS (I-MOS) capacitor to the tank, and it exhibits a nonnegligible TC [36] and bias sensitivity. Thus, a portion of the net tank capacitance contributes to the of the LCO. This sensitivity arises from the I-MOS -response of the transconductor devices. In the transition region of the -response, these devices exhibit a high TC. As the devices are biased away from this region, the TC decreases significantly. Though dependent on transconductor topology, generally decreases as bias current in the LCO increases because the devices are biased away from this transition region.
Typically, the coil loss is substantially larger than the loss in the capacitor, so (1) can be approximated by . The coil loss is a real resistive loss and exhibits a TC dependent on the material species. Ignoring the TC due to the I-MOS capacitance in the transconductor, the temperature-dependent frequency can be approximated by (5) where is temperature and exhibits a nearly linear positive TC for any metal species. The is then given by (6) is temperature-dependent and (6) exhibits a concave-down, negative TC which increases in sensitivity at high temperatures because the ratio diverges. For an LCO at 1 GHz with nH, pF, C and (i.e., aluminum) the intrinsic is 33 ppm/ C. In practice, is larger due to the TC of the transconductor capacitance. Finally, the expression (5) can be written as a function of the inductor quality factor such that . Thus, (6) becomes (7) and decreases with the inverse of . The harmonic content of is subject to changes in the transconductor. These changes can originate from a decrease in headroom through variation in the power supply and effects which modulate the transconductance gain including variation in the bias current and temperature. For a CMOS transconductor, the device transconductance is proportional to and is proportional to , where is carrier mobility and is temperature. As increases, and decrease. By (2), HWI will exhibit a positive which, to a limited extent, serves to cancel the negative due to the coil loss. However, this effect is typically comparatively small. Fig. 2 illustrates the expected frequency drift behavior against temperature and HWI. Considering these effects, the following objectives reduce these native drift mechanisms.
1) The transconductor should be designed to achieve start-up over all operating conditions. However, start-up should be achieved at minimum device size to avoid modulation of the net tank capacitance through the TC and bias-dependence of the devices comprising the transconductor. 2) Considering (6), should be minimized via process (e.g., metal thickness or species) and inductor design (e.g., by minimizing the coil loss). Though increasing reduces , it also increases . Further, for a fixed frequency, decreasing will reduce , but a corresponding decrease in will be required to achieve the same frequency, yielding the same . 3) Considering (2), the LCO should be biased such that the harmonic content of does not change or it should be biased toward the asymptote such that the harmonic content is always maximized. The latter strategy comes with a clear power penalty. The former can be achieved with a filtering technique [25] or, to a limited extent, through power supply regulation and supply-independent biasing. For example, amplitude control can be employed to limit harmonic content as shown in [37] . However, the native TC through device carrier mobility will remain. Once these techniques have been employed, the LCO will still exhibit a native negative . Thus, a compensating technique is required. A method of reactive compensation can be employed in which a varactor is modulated against temperature to cancel this native . With this approach, (5) can be rewritten as (8), shown at the bottom of the page, where is a fixed capacitance, is a variable capacitance, and is a temperature-dependent voltage. This temperature compensation technique was first presented by the authors in [29] and is advanced herein.
B. Q-Factor and Start-Up Latency
In many applications, it is desirable to cold-start frequency sources with low start-up latency to minimize idle power consumption. LCOs exhibit very low start-up latency as compared to XOs or MROs. The start-up envelope for any harmonic oscillator is given by (9) where is the amplitude of the th cycle and is the final steady-state amplitude. Rearranging and substituting yields (10) Using (9), and assuming a component of 10, 10 cycles are required for the oscillation amplitude to reach 95% of the steady-state level. For a reference oscillator at 1 GHz, the start-up latency is 7 ns. In contrast, an XO at 10 MHz with a of 10 000 requires over 9.5 kcycles to reach 95% of the steadystate level which corresponds to nearly 1 ms start-up latency. Practical circuits are limited by bias start-up latency, which can be of the order of s or more. Despite that, the lower reference will exhibit a substantial reduction in start-up latency when compared with an XO at the same frequency, as will be demonstrated.
C. Phase Noise and Period Jitter
In [6] it was shown that exhibits an inverse-square relationship with phase noise. Consequently, it is expected that the close-to-carrier (CTC) phase noise of the LCO will be substantially higher than for a comparable XO. This makes the LCO poorly suited to RF applications due to concern over reciprocal mixing and the associated degradation in receiver sensitivity [38] . However, it has been shown in [31] , [39] , and [40] that the relationship between phase noise and period jitter is given by (11) where is the oscillation frequency, is the single sideband (SSB) phase noise power spectral density (PSD) at frequency offset from the carrier frequency, is the transfer function of the system with equivalent cut-off frequency , and . As shown in [27] and [31] , the trigonometric function in (11) serves to mask the CTC phase noise and amplify the FFC phase noise. Both LCOs and XOs will exhibit similar FFC phase noise. Consequently, period jitter is expected to be comparable between an LCO and XO despite the large difference in . This observation motivated the original work in [27] and suggests that LCOs may be suitable frequency sources for data interface applications where period jitter leads to eye-closure and ultimately increased BER [31] . However, because the CTC phase noise in the LCO remains much higher than in a comparable XO, the approach presented here is not suited to RF applications.
D. Implementation and Design Challenges
Analog frequency-trimming and temperature-compensation techniques can be employed to counteract process variation and the intrinsic frequency drift of the LCO respectively. Neither is trivial. The center frequency of an LCO may vary by up to % due to process variation, though trimming to 100 ppm or higher accuracy is desired. Thus, linear frequency trimming in 100 ppm steps or less for up to % is desired. It is possible to accomplish this with a switched-capacitor array, as shown in [29] and [30] . However, not only is a monotonic response required, but the change in capacitance between each code is on the order of fractions of femtofarads. Further, some form of automatic test circuitry is required for rapid trimming of the nominal frequency. Such a technique was first presented in [29] , but this work presents more than a 20-fold improvement in trimming resolution. Finally, once the nominal frequency is trimmed, the compensating TC must be determined. In this study, the authors take an exhaustive approach to exploring the compensation design space.
III. SOLID-STATE FREQUENCY SOURCE ARCHITECTURE
The reference oscillator is shown in Fig. 3 , where the topology is cross-coupled and complementary. The target center frequency is 800 MHz, thus enabling division by 32 to generate 25 MHz, which is a typical reference frequency for Ethernet and similar protocols. The aspect ratios of the devices comprising the transconductor were purposely oversized such (8) that start-up could be achieved over PVT. In future revisions, device size could scale by 50% or more, thus reducing the contribution that the transconductor makes to . The coil is a 3.5-turn device with inner and outer radii of 72 and 142 m, respectively. It is constructed of a stack of the last metal and the previous metal layer, both of which are 1 m thick and 15 m wide. Using a field solver, the series loss and component were determined to be 5 and 3.9, respectively, the latter of which is low due to the lack of a thick last metal option and the selected resonant frequency. would be increased at higher frequencies, but possibly with a power penalty.
The LCO is biased via a programmable temperature-independent current through a cascode mirror. Eight bias levels are available. A 14-b binary-weighted programmable array of -type I-MOS varactors serve as in (8) and serve to trim the nominal frequency. The voltage on the backgate of these varactors is biased by the bit-line. Fig. 4(a) illustrates the bias-dependent response of these devices. When the bit-line is high, the minimum capacitance is realized and vice versa. represents the voltage across the device. The array is designed to realize 20 ppm frequency steps between codes. This technique was employed to realize the design in a logic CMOS process. However, the I-MOS capacitors contribute bias-and temperature-induced frequency drift.
Temperature compensation is achieved with a programmable 4-b binary-weighted array of accumulation-mode pMOS (A-MOS) varactors which serve as in (8) and exhibit the response shown in Fig. 4(b) . The varactor is disabled by biasing its back-gate to the power supply, which minimizes its capacitance, and switching in an I-MOS varactor to maintain the net tank capacitance. Conversely, the varactor is activated by switching its backgate to the temperature-dependent compensating voltage , which is proportional to absolute temperature. As increases, decreases as shown, thus increasing the oscillation frequency and compensating for the native negative . Considering phase noise up-conversion, certainly better topologies exist for the varactor, as demonstrated in [41] . However, this single-ended topology was selected for its flexibility and simplicity in deriving the temperature-compensating voltage. Considering , this topology also contributes to temperature-induced frequency drift. For a fixed bias current, the common-mode voltage rises against temperature because it is set by the nMOS devices in the cross-coupled pair. That rise counters the effect of . Thus, the temperature-slope of must be increased further.
The temperature-dependent control voltage is derived by sourcing a junction-referenced PTAT current source into a programmable array of resistors, as shown in Fig. 5 . The four different resistor species exhibit increasing TCs and include -type poly-Si, -type poly-Si, -type diffusion, and -type well. The poly-Si resistors do not include silicide to maximize sheet resistance and minimize physical area. The network in Fig. 5 enables the TC of to be programmed by combining any combination of the binary-weighted resistors where the unit resistor size is 1.36 k . Further, the level of can be programmed via the binary-weighted current mirrors atop the structure. Due to process variation, the signal must be centered in the -response, as illustrated in Fig. 4(b) .
The chip architecture is shown in Fig. 6 . A bandgap-referenced and load-compensated low drop-out (LDO) regulator steps 3.3 V to the 2.5-V core voltage. The requirements for the LDO are very loose as its primary purpose is to limit supply variation which would induce frequency drift due to HWI.
The output of the LCO is frequency-divided first by a current-mode logic stage including a level shifter, CML divider and CML-to-CMOS converter. The remaining divide-by-16 is implemented with asynchronous CMOS-level flip-flops. Certainly, in an integrated, or SoC, implementation, this frequency division would not be necessary. In fact, the channel-rate frequencies could be derived directly from the LCO. However, the purpose of this work is to demonstrate a device that is functionally equivalent to BAW XOs and present a comparison of performance. The possibility of directly generating the channel-rate frequency without a PLL would clearly be interesting to explore.
Trimming coefficients for the LDO, bias currents and the fixed and variable capacitors are stored in an 88-b multi-time programmable (MTP) NVM. Custom logic was synthesized to support the NVM interface, a simple serial communication interface, and a digital frequency-locked loop (FLL) for automatic nominal frequency calibration.
The FLL implementation has been demonstrated in [29] and resembles the calibration technique for VCOs presented in [42] . The FLL determines the trimming coefficient for the I-MOS capacitor array which centers the LCO frequency by counting deep races between the LCO and a precision off-chip oven-controlled crystal oscillator (OCXO) such that the frequency discrepancy can be resolved. Once the FLL converges (typically within 100 ms), the coefficient is stored in NVM, loaded upon power-on reset thereafter, and the reference signal is never again required.
A power budget for the device is presented in Table I . Reported figures are for the nominal bias on the true process corner at 25 C. The LCO and first divider consume over one-half of the total budget, not including the output driver. This was a deliberate design decision to ensure that the LCO and first divider stage would operate reliably against voltage and temperature over all trimming codes as the focus of this work is to determine performance against these variables. It is certainly expected that, in revisions of the device, the power dissipation can be reduced dramatically.
IV. EXPERIMENTAL RESULTS
The prototype 25-MHz frequency source was fabricated in a 0.25-m 1P5M logic CMOS process, with no specialized analog process options. The die micrograph is shown in Fig. 7 . Multiple test points were incorporated into the design permitting access to each individual macro. Thus, the design is pad-limited. The die was packaged in a 48-pin ceramic DIP and mounted on an FR4 PCB for characterization. Trimming and configuration bits in the NVM were set via the serial communication interface which was accessed through a custom software interface. Frequency measurements were captured with a universal frequency counter and analog signals were measured with a 6 1/2 digit DMM. Temperature measurements were performed in a programmable thermal chamber. Critical performance metrics were benchmarked against a 25-MHz COTS XO.
A. Nominal Frequency Trim and Native
The solid-state frequency source was configured such that temperature compensation was disabled (i.e., the A-MOS varactors were switched to the supply and not . All nominal frequency-trimming codes for the I-MOS array were swept, and results are shown in Fig. 8 . The MSB of the I-MOS array caused an undesired % void in the trimming response. This was determined to be due to parasitics which were not properly modeled in the tank network. Fig. 9 shows the relative fractional frequency step for adjacent codes. Most codes achieve the designed step size of ppm. Positive codes are nonmonotonic. Of the 16 384 codes, 1348 codes are positive.
The nominal frequency was trimmed automatically to 25 MHz at 30 C using the FLL, which resolves timing races in comparison to an OCXO as described previously. The uncompensated was measured for the eight different available tail current levels in the LCO. Results are shown in Fig. 10 where the highest tail current exhibits the lowest as expected. Further, and as predicted by (5), the is negative and concave-down. However, the is much greater than that predicted by (6) due to the TC on the transconductor, the A-MOS temperature compensation circuitry and the I-MOS capacitor array. 
B. Temperature-Compensation and PVT Response
The circuit was tested for all 16 bias levels and all 256 TC codes at each level. Fig. 11 shows the temperature response for all codes. From these data, the TC was computed for each code and is shown in Fig. 12 . The highest bias state yields codes with the highest TC while the lowest bias state exhibits codes with the lowest TC. Further, the TC is significantly nonmonotonic, thus presenting a challenge in properly trimming . This nonmonotonic response originates from resistor mismatch in the network between both similar and different resistor species. Addressing this, the authors have demonstrated a significantly revised circuit topology for generating a monotonic in [30] . The trimming range for the circuit is purposely broad due to uncertainty in the TC of the native devices and associated limitations of the models. Once the uncompensated was determined, only a small subset of the codes for were explored. Within that portion of the design space, all codes were swept and the temperature-compensated frequency response was measured. The objective was to achieve a sufficiently high density of states that any one of a set of codes would yield acceptable frequency accuracy, thus reducing the complexity of the trimming algorithm for automatic test equipment. Fig. 13 shows twenty states which exhibit an below ppm for 5 C to 75 C. The best compensated performance is shown in Fig. 14 where the maximum frequency inaccuracy is 152 ppm over process, % variation in the power supply and from 10 C to 80 C. At the nominal supply, the device meets the requirements for 10/100/1000 Ethernet ( 100 ppm). These results are compared with an XO at the same frequency where the inaccuracy is at most 25 ppm over the same temperature excursion. The second-order curvature of the for the LCO indicates that the residual TC includes a combination of the concave-down induced by the coil and concave-up set by the reactive compensation through the A-MOS varactors and
. A second-order correction factor could improve the frequency accuracy. At the temperature extremes, the native negative is observed where the LCO is no longer compensated. In these regions, operates in the bias-independent regions of the -response in Fig. 4(b) .
Nine additional devices were trimmed, compensated and measured along with the device in Fig. 14 . Results are shown in Fig. 15 . The average maximum frequency error over temperature was 103 ppm, with a standard deviation of 26 ppm. As shown, all devices exhibited similar responses against temperature.
C. Other Environmental Sensitivities
Once frequency trimmed and temperature-compensated, the devices were tested for frequency-sensitivity to load. The universal frequency counter supports four conditions: 50-ac-and dc-coupled and 1-M ac-and dc-coupled. Frequency measurements were made for all four loads and a maximum drift of 10 ppm was recorded between the 1-M ac-coupled load and 50-dc-coupled. It was determined that this frequency drift was due to the net power dissipated on the die rising for the 50-case because the current draw from the output driver increased substantially as compared to the 1-M case. Thus, the frequency response follows the TC in Fig. 14 due to the thermal resistance of the package. These results were confirmed first by calculation and further by considering uncompensated devices. Fig. 10 shows that the uncompensated can be up to 268 ppm/ C. Uncompensated devices exhibit up to 400-ppm frequency deflection due to load variation.
Four devices were sealed in a ceramic package and exposed in an autoclave at 25 psi, 100%RH, and 114 C for 1 h and measured immediately after exposure. No measurable frequency drift was observed. However, 30 of the same devices were packaged in injection-molded 8-TSSOP. Under the same exposure conditions described previously, the average frequency drift across the set was 225 ppm. The root cause of this shift remains under investigation. Recent results indicate piezoresistive and/or piezojunction effects due to residual stress in the packaging and assembly process. Similar effects have been reported previously in [43] [44] [45] . Further, diffusion of water vapor molecules may induce a change in the net capacitance as presented in [46] . The authors intend to report on their findings thoroughly in an upcoming manuscript.
Finally, long-term frequency drift (commonly referred to as aging) was believed to be possible. The likely mechanism was considered to be device parameter shift due to hot carrier injection (HCI) and/or oxide breakdown (BD). However, the devices that comprise and compensate the LCO do not experience high electrical fields as signal levels are low. Further, it is well known that HCI is accelerated at low temperature as mobility is inversely proportional to temperature and proportional to carrier energy. Considering these factors, a simple experiment was conducted where a device was left powered and at room temperature for 50 days. Measurements were taken every 6 h, and no measurable frequency deviation was observed over the course of the experiment.
D. Frequency-and Time-Domain Measurements
Frequency-domain measurements were captured with a signal source analyzer and are shown in Fig. 16 . The FFC SSB phase noise PSD for the solid-state frequency source was superior to that of the XO by up to 6 dB for offset frequencies in excess of 1 MHz. This difference is due to limited power in the XO which determines the FFC phase noise. However, the XO exhibited significantly lower CTC phase noise, as expected due to the higher -factor as compared with the LCO. The LCO also exhibited a flicker noise corner near 20 kHz, where the slope transitions from 20 to 30 dB/dec. These results differ from those originally reported in [32] , where measurements were captured with a spectrum analyzer and device performance was below the noise floor of the measurement instrument. The signal source analyzer used in these measurements achieves a significantly lower noise floor.
Further considering the comparatively lower of the LCO, frequency wander measurements were performed to determine the magnitude of inaccuracy due to the random walk of the oscillation frequency. A spectrum analyzer was centered at 25 MHz with a resolution bandwidth of 30 Hz and configured to capture the envelope of all measurement sweeps over a 5-min observation period. Results are shown in Fig. 17 , where the maximum measured wander is 26 ppm . These results likely capture some finite temperature instability as they were performed on the bench top at room temperature. Under such conditions, and referring to Fig. 14, the of the solid-state frequency source is nonzero. Further, in many applications this wander is irrelevant. Consider 10/100/1000 Ethernet, where the serializer-deserializer effectively performs the function of a high-pass filter with a 3-dB frequency of 637 kHz [10] . The measurement protocol [10] specifically calls for timing jitter measurements to be performed far-from-carrier and beyond 637 kHz. Period jitter was measured with a digital sampling oscilloscope (DSO). The measurement was performed using the selftriggered technique described in [29] , where a power-splitter is utilized to divide the signal from the device under test to trigger the instrument. The measurement is captured on the first falling edge after the trigger event as shown in Fig. 18 . An ensemble of approximately 30 k waveforms was collected, from which statistics are computed by the test instrument. The 25-MHz solidstate frequency source exhibited 2.75 ps jitter as shown. This result corresponds to less than 38.78 ps jitter over clock cycles [29] . The XO at the same frequency exhibited 7.56 ps period jitter (not shown), which is due to the fact that the XO exhibits higher FFC phase noise than the solid-state frequency source, as shown in Fig. 15 . These results are predicted by (11) and demonstrate that the comparatively poor CTC phase noise in the LCO does not affect the period jitter. On the contrary, the period jitter is determined predominately by the FFC phase noise.
The measurement described previously is a wideband measurement. In practice, the reference drives a channel-rate PLL with a BW from several hundred kilohertz to over 1 MHz. Thus, an argument could be made that the FFC phase noise and associated jitter is not as relevant at the channel rate. However, recall that the phase-noise PSD is represented commonly on a logarithmic scale of frequency. When shown linearly and projected onto the trigonometric function in (11), as in [31] , it becomes clear that the jitter remains dominated by the phase noise several hundred kilohertz from the carrier. The authors have confirmed this by measuring performance, including BER, in USB and S-ATA links and intend to report on the results in a forthcoming manuscript.
Finally, the power-on start-up latency was measured for both the solid-state frequency source and the XO using a 20-GSa/s real-time oscilloscope (RTO). Results are shown in Fig. 19 . The start-up latency for the solid-state frequency source is 268 s and is 8.55 ms for the XO. The latency in the solid-state oscillator is not dominated by the start-up latency of the LCO, but the start-up latency associated with the bias and LDO. Nevertheless, the solid-state oscillator is capable of achieving start-up latency which is 30 times less than the XO.
E. Summary of Experimental Results
Table II summarizes all experimental results. Power dissipation in the solid-state frequency source and the XO is comparable. The solid-state oscillator exhibits 152 ppm frequency inaccuracy over % variation in the power supply and 90 C while the XO frequency inaccuracy does not exceed 25 ppm over the same temperature excursion. Nevertheless, the frequency inaccuracy specifications for data interface protocols such as USB and S-ATA are 500 ppm and 350 ppm respectively. Consequently, the presented solid-state frequency source is well within the requirements for these and related applications.
However, the solid-state oscillator is not well-suited to RF applications because the CTC phase noise is significantly higher than it is for the XO. As described previously, CTC phase noise reduces receiver sensitivity and increases BER in narrowband RF applications [38] . Nevertheless, and as (11) predicts, that has little bearing on the period jitter where the solid-state oscillator achieves performance superior to the XO.
Further consider that the solid-state oscillator demonstrates lower total dynamic frequency inaccuracy once period jitter is considered as the period jitter of the XO is over three times that of the solid-state oscillator. At 25 MHz, 7.56 ps period jitter corresponds to ppm frequency or period inaccuracy, while 2.75 ps period jitter corresponds to ppm inaccuracy. Consider the , or RMS, boundary in the distribution of the periods for these frequency sources where the XO will have an additional ppm error as compared to the solid-state oscillator. This concept is captured by quantifying the total timing error in the period of the frequency source. The maximum fractional period error, , for a given number of cycles can be determined by considering the inaccuracy in the nominal period, , and the period jitter together and given by , where is the RMS period jitter, is the scale factor corresponding to a given cycle count, or observation interval of the signal, and is the ideal period. For example, for cycles, it can be shown that [29] . At this boundary, the total timing error for the solid-state oscillator is ppm and it is ppm for the XO. As shown, is dominated by and not the nominal frequency inaccuracy.
The total timing error concept is particularly relevant to synchronous data interfaces where the maximum period excursion over a packet determines the eye-closure and ultimately sets the BER [31] . Thus, the presented solid-state frequency source is not only well within the specification for frequency accuracy for applications such as USB and S-ATA, but it also enables lower BER via reduced eye-closure for the channel-rate link by virtue of achieving lower total timing error.
Finally, the start-up latency of the solid-state frequency source is over 30 times lower than it is for the XO. Low start-up latency may enable system power management opportunities in microelectronic systems or in embedded applications, particularly at deep submicron technology nodes where leakage current is significant.
V. CONCLUSION
A discussion of frequency control and synthesis was presented within the context of historic and recent efforts toward realizing silicon frequency sources. Against that backdrop, the concept of self-referenced LCOs as monolithic frequency sources was presented. The native performance of integrated LCOs was discussed theoretically including frequency drift mechanisms, start-up latency, and period jitter. Design considerations, implementation challenges, and a compensation technique were presented. Within this framework, a frequency-trimmed and temperature-compensated 800 MHz LCO was demonstrated as a 25-MHz self-referenced solid-state frequency source and compared to a COTS XO at the same frequency. The device was realized in a 0.25-m 1P5M CMOS technology and without any specialized analog process options.
Performance of the frequency-trimming and temperature-compensation circuitry was reported where certain challenges were encountered including a void and nonmonotonic steps in the trimming response as well as non-monotonic steps in the temperature-compensation circuitry. Nevertheless, with no external components, the presented frequency source maintains 152 ppm frequency inaccuracy over % variation in the power supply and over 90 C. Further, when compared to a COTS XO at the same frequency, superior period jitter was demonstrated by virtue of the low FFC phase noise. The results presented herein provide existing proof that the demonstrated approach to developing accurate solid-state frequency sources is feasible by design and achieves the performance requirements for a broad range of data interfaces.
Reported data further suggest ATE production techniques and define design objectives to ensure minimal frequency inaccuracy due to the required analog trimming by maximizing the density of states within a target specification. The authors intend to extend this latest work with a focus toward efficient ATE algorithm development and demonstrate production-worthy solidstate frequency sources well below ppm over PVT as well as other environmental conditions including high-humidity environments. Furthermore, the authors intend to present results where these solid-state frequency sources are employed as the reference in data interfaces. 
